

Notice of References Cited

Application/Control No.

09/835,030

Applicant(s)/Patent Under

Reexamination

REED, CHARLES

Examiner

Eva Yi Zheng

Art Unit

2634

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,307,413	10-2001	Dalmia et al.	327/166
	B	US-5,321,850	06-1994	Backstrom et al.	455/139
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Gutnik et al.; Clock Distribution Circuits and Methods of Operating Same That Use Multiple Clock Circuits Connected By Phase Detector Circuits To Generate and Synchronize Local Clock Signals; Pub. No.: US 2002/0049936 A1; Pub. Date: Apr. 25, 2002
	V	Lee et al.; Sample and Hold Type Fractional-N Frequency Synthesizer; Pub. No.: US 2002/0136342 A1; Pub. Date: Sep. 26, 2002
	W	Yamane et al.; Phase-Locked Loop Circuit and Data Reproduction Apparatus; Pub. No.: US 2003/0016087 A1; Pub. Date: Jan 23, 2003
	X	Totsuke; Method of and Apparatus for Detecting Difference Between Frequencies, And Phase Locked Loop Circuit; Pub. No.: US 2003/0085739 A1; Pub. Date: May. 8, 2003

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
 Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.